


Figure 1 - DT/IT processes up to IT CMP







Figure 3 - Deglaze/Nitride liner dep (optional)/Oxide mask dep






Figure 5 - Nitride spacer dep & etch/Array implants/ Nitride liner dep to fill possible defects in nitride spacer or IT (optional)/Array top oxide dep




Figure 6 - ATO CMP (or ARC planarization)




Figure 7 - Poly dep/ES litho/poly etch in support/resist strip





Figure 8 - Etch oxide, nitride liner & IT oxide to a desired height/Strip pad nitride in support/Pad oxide strip & sac ox growth in support/Support implants

ank-has Kim Dama Ni....






Figure 10 - Deglaze/Pad nitride strip/Pad oxide strip/pad reox







Figure 11-Nitride spacer formation/Array implants/TON liner













Figure I'ls- ES poly dep'block mask/poly etch in support/resist strlp/ Continue with gate conductor/WL/BL/BEOL formation.




Schematics of TOL with ARC planarization & height equalization between array and support




Schematics of TOL with ARC planarization & height equalization between array and support






Schematics of TOL with ARC planarization & height equalization between array and support




Array top oxide deposition

Schematics of TOL with ARC planarization & height equalization between array and support



Block mask to protect array/etch array top oxide in support to make the step height between array and support similar/resist strip (for Option II)

Schematics of TOL with ARC planarization & height equalization between array and support ARC Gate poly Support Area 130 x3 ARC deposition 2 Апау Агеа DT inside spacer × Апау top oxide





:

 $\pi_{
m GURE}/6$ - Block mask/oxide etch in support (in order to make the average step height in support same as that in array/strip


Deok-kee Kim, Hiro Akalsu, Rema Divakaruni

IBM Confidential







- Profile without block mask/oxide etch in support/resist strip (this is another disclosure - improved TOE)



Non-selective ARC assisted RIE (this step replaces chemical mechancal polishing, can be controlled by end point) /ES poly dep/ES mask (block mask)/poly removal in support/strip





FIAURE 21 - Gate ox/Gate poly 1 dep

